Abstract: This paper presents a CMOS temperature sensor based on the thermal dependencies of the leakage currents targeting the 65 nm node. To compensate for the effect of process fluctuations, the proposed sensor realizes the ratio of two measures of the time it takes a capacitor to discharge through a transistor in the subthreshold regime. Furthermore, a novel charging mechanism for the capacitor is proposed to further increase the robustness against fabrication variability. The sensor, including digitization and interfacing, occupies 0.0016 mm 2 and has an energy consumption of 47.7-633 pJ per sample. The resolution of the sensor is 0.28 • C, and the 3σ inaccuracy over the range 40-110
Introduction
The same technical advances that have permitted the aggressive technology scaling we have and continue to witness, such as sub-wavelength lithography, have also increased the significance and complexity of process variations. Lithographic uncertainties, dopant variations and well-proximity effects, among others, influence the properties of fabricated chips, making the characterization of integrated circuits a complex process that must necessarily cope with the probabilistic distribution of the parameters instead of a set of fixed corner cases. Nonetheless, from a holistic point of view, system features, such as power consumption, mean time to failure or clock frequency, are very much impacted by these fluctuations, and controlling them supposes a big challenge for current designers. In particular, concerning power issues, increasing power densities worsen the thermal impact on reliability and performance, while decreasing supply voltages worsen leakage currents and noise; leakage power varies exponentially with key process parameters, such as gate length, oxide thickness and threshold voltage.
In this context, temperature is by itself a source of new variations-many aging process are tightly coupled with thermal gradients and stresses-but, also, a victim of process uncertainties. Its dependence on power densities along with its relationship to leakage currents make it especially sensitive to all of these issues. Therefore, the importance of Dynamic Thermal Management (DTM) systems with technology scaling has continued to increase.
However, the design of temperature sensors that fulfill the accuracy requirements imposed by DTM policies comprising a small area and power overhead under this scenario of device uncertainties is not a simple task. Process variations can affect the quality of the reference signal or that of the measurement in such a way that the accuracy of the sensor is completely ruined. Traditional bandgap-based temperature sensors employing analog-to-digital converters (ADCs) have overcome these problems at the cost of an elevated area and power overhead that is not suitable for DTM systems.
In this context new types of temperature sensors specially tailored for DTM have been presented in the last few years. They normally have the common feature of employing a time-to-digital converter (TDC) or a frequency-to-digital converter (FDC) to perform the digitization. Several mechanisms have been proposed to implement the sensing part of these sensors:
• Propagation delay of a chain of inverters or a chain of equal logic elements. Normally, the chain is closed and forms a ring oscillator that provides a thermal-dependent frequency. The most important parameter that affects the delay of these structures is the mobility of the carriers, which decreases with temperature; therefore, the frequency has a negative temperature coefficient. However, the delay is also dependent on V DD and V T , which degrades the linearity of the response. In the last few years, there has been a lot of research trying to improve the robustness against process and voltage variations and a myriad of these types of monitors can be found in the literature [1] [2] [3] .
• Propagation delay of a transmission line. In this case, the analog signal is the temperature varying width of a pulse traveling through a transmission line. Again, the carrier mobility dependence on the temperature is the key factor that will govern the sensor response; however, the reduced reliance on other factors will provide it with an extended linearity [4] .
• Propagation delay through on-chip resistors.
In this case, the varying pulse width is generated employing the thermal dependencies of an on-chip resistor. These sensors have been employed to monitor the temperature of mobile DRAM (Dynamic Random Access Memory), as described in [5] .
• Leakage-based. The generation of the pulse is based upon the thermal dependencies of the leakage currents of a transistor [6] or a diode [7] . Ref [8] proposed a technique that performed the ratio between two measures that effectively reduced the dependency against fabrication uncertainties.
This work develops the ratio-based technique proposed in [8] and introduces the design of a CMOS temperature sensor implemented in a 65 nm technology. The sensor performs the ratio of the two measures of the discharge time of a capacitor driven by the leakage current of an NMOS (Negative channel Metal Oxide Semiconductor) transistor; each measure is taken with a different gate voltage. The 65 nm technology node is subjected to intense process variability; therefore, important care was taken in the implementation of the different parts of the sensor, so that the benefits of the technique were not compromised by the surrounding circuitry. In particular, a new charging scheme for the capacitor is proposed that increases the robustness against process variability. The resulting sensor displays a very interesting compromise between area (0.0016 mm 2 ), energy overhead per conversion (48-640 pJ) and accuracy (1.17
• C), which makes it very suitable for DTM purposes.
The structure of the paper is the following. Section 2 describes the sensing mechanism and the analytical equations. Section 3 goes through the most important implementation issues of both the sensing part and the digitization and interface circuitry. The characterization of the sensor and the comparison with previous works in the literature are presented in Section 4. Finally, Section 5 draws some conclusions.
Analytical Description
This paper presents a novel temperature sensor architecture based on the technique introduced in [8] , which relies on the ratio of two leakage-dependent measures, as explained next. The thermal dependency of the leakage current, I DS , of a MOS transistor operating in the subthreshold region is given by the following expression:
where T is the temperature, V DS is the drain-source voltage, K 1 and K 2 are technology parameters, temperature and V GS -independent, kT /q is the thermal voltage, n is the transistor subthreshold swing coefficient and V GS is the gate-source voltage. This expression is influenced by many process-dependent factors, which makes the leakage current one of the most manufacturing-sensitive parameters of a chip. In order to neutralize these dependencies, Ref [8] describes a technique based on the idea that the ratio of two I DS with identical conditions differentiated just by V GS -ground in one case and V BIAS in another-is given by:
which effectively eliminates most dependencies on technological parameters affected by variations. In order to exploit this property, the structure of Figure 1 charges the capacitance, C, and lets the charge leak away through transistor M 1, whose V GS can be set at either ground or V BIAS . The OU T signal corresponds to a pulse, whose width is dependent on the leakage current, i.e., the temperature and the value of V GS . The following expression gives the discharge time of C through the leakage current of M 1 from which is the duration of a pulse that can be sensed and digitized at OU T . Performing the ratio of two measurements, one with V G = GN D and another with V G = V BIAS , yields:
Following the philosophy presented in [6] , carrying this expression into the logarithm domain produces:
an expression that does not display any dependency on the size of the capacitor, the voltage the node is charged at, the threshold of the inverter or the device parameters of M1, beyond the subthreshold swing, n. Experimental data show that n is a function of the channel length and the interface state density [9] . Section 4 will show that its variations across the process spectrum have little impact on the sensor measurement. The parameter that will most affect the behavior of the sensor is V BIAS , as it is directly proportional to the measurement. The robustness of V BIAS against process, voltage and temperature (PVT) variations is one of the key factors that will determine the quality of the sensor. As explained in [10] , this type of leakage-based sensors displays little dependence on power supply (V DD ) variations; as a matter of fact, in this case, V DD fluctuations just alter the response of the voltage reference, i.e., the value of V BIAS , and the dependence of the sensor on V DD is in this way. These characteristics make the sensor especially suitable for tracking the temperature in the current environment of exacerbated process variations. Achieving a sensor transfer function that follows the ideal analytical description faithfully requires careful design and implementation strategies. The next section presents the most relevant implementation issues of each constituent block of the sensor.
Implementation Issues
Bearing in mind all the elements previously described, the schematic of the whole sensing part is depicted in Figure 2 . As shown, the multiplexer at the gate of transistor M1 is implemented by means of tri-state logic through transistors M3, M4 and M5.
Transistor M1 is the leaking source that controls the behavior of the sensor; the rest of the circuitry is described in the following sections. 
Charging Circuitry Implementation Issues
The charging circuitry is one of the elements that has the highest potential to cause errors in the sensors response with respect to the ideal behavior defined by Equation (5) . The reason behind this is that this element needs to, somehow, write a value in the measurement node and, then, disconnect it, so that the capacitor gets discharged through M1. However, this disconnection may imply leaving some "off" transistors connected to the floating node and, thus, introducing a certain amount of leakage current, which can seriously interfere with that of M1. Within-die variations of current technologies introduce a high degree of uncontrollability no matter the sizing of the transistors.
In order to overcome this situation, a charge pump was designed to charge the measurement node through capacitance C. According to the charge conservation principle, any instantaneous change in the voltage of a capacitor terminal is followed by the other terminal. In a real circuit, there is no such thing as instantaneous voltage changes; however, strict requirements of the rise and fall times of a signal can be fulfilled by making it pass through a correctly-sized chain of inverters. Employing the circuit depicted in Figure 3 , let us explain the charging mechanism. At the departure point, we suppose that capacitor C is discharged and that both nodes, a and b, are set to a voltage equal to ground. Next, if a rising pulse is applied between ground and V DD at node a, ideally, node b will also be raised to V DD . Then, the node is discharged through the leakage currents of transistor M1. When the output of the sensor, node q, changes, because the voltage at node b surpasses the threshold of the buffer, V inv , a falling pulse is applied at node a. Following the charge conservation principle, the voltage across the capacitor remains constant, and the voltage at node b will be now set at approximately−V inv . In order to return to the initial state, transistor M1 is set temporarily to an on state, which takes node b to a ground voltage. Since the value at which the node is charged is variable due to the process fluctuations, clock skew and jitter, an extra buffer was introduced at the output of the sensor with a threshold above that of the first buffer, as shown in Figure 2 . In this way, there is an extended control over the measurement interval, since both V 1 and V 2 are fixed by the buffers.
Bias Voltage Implementation Issues
As shown in Equation (5), the characteristics of the voltage reference are a key factor for the transfer function of the sensor. A voltage divider composed of a set of equal resistances was chosen as the best option to provide the reference subthreshold voltage, because it supposes a good compromise between power and area overheads and robustness against environmental fluctuations. PMOS (Positive channel Metal Oxide Semiconductor) transistors are employed, because using an n-well technology allows the modification of their substrate voltage. This is an important point, because body effect-induced V T H alterations can vary with technology corners.
This structure is not affected by temperature changes and is very insensitive to process and mismatch variations. However, the proposed divider displays a linear dependency on V DD , which imposes very strict restrictions on the V DD power network. Furthermore, there is a trade-off between the output resistance of the voltage reference and the static power consumption. In order to provide the voltage reference with a mechanism to disconnect when not in use, certain control circuitry must be added, as shown in Figure 2 .
The multiplexer at the gate of transistor M1 is implemented by means of tri-state logic through transistors M3, M4 and M5. When M3 is on, the gate is driven with the bias voltage; when M5 is active, the gate is grounded; and when M4 is on, the gate is set to V DD , as required by the charging circuitry. Their corresponding control signals are asserted by a finite state machine.
V BIAS Stability Issues
Charge conservation effects can distort the quality of V BIAS . Specifically, charge conservation of the parasitic capacitor between the gate and the drain of transistor M1 makes the voltage of the gate of the transistor tend to follow that of the drain of the transistor. This implies a fall in V BIAS when capacitor C is getting discharged, which translates into unexpected sensor response. The problem is worsened when dealing with relatively high-speed discharge times produced at high temperatures and fast technology corners. Figure 4 includes the relevant elements that take part in the mechanism. In the center, we have transistor M1. Capacitor C is between the drain and ground when a = GND. There is a parasitic capacitor in between the drain and the gate, C GD . Furthermore, there is another parasitic capacitor between the gate and ground, C BIAS . Finally, the current drawn by the drain is modeled as a current source from the drain to the ground. Supposing that the current source uniquely extracts charge from C and that this produces a voltage swing at the drain from initial V Di to final V Df , the following expressions define the behavior of the charges and voltages of C GD and C BIAS :
which yields: From this equation, it can be seen that, actually, C BIAS is a design parameter that can be controlled in order to increment the stability of V BIAS . From a simplistic analysis, increasing C BIAS indefinitely could solve this problem; however, such an action, apart from ruining the area budget, would require a voltage reference able to charge this huge capacitor in short time, i.e., with an extremely low output resistance. The voltage reference is made of a set PMOS transistors forced to work in saturation, and the only way to increase the current they can provide or reduce the output resistance of the structure is to increase the widths of the transistors. This, in turn, increases the area and the static power consumption when the generator is activated. Furthermore, the size of C has a certain impact on all these matters, because it is directly proportional to the speed of the voltage swing at the drain, and the same applies to the size of transistor M1 itself. All the previous considerations must be taken into account when adjusting the design parameters in order to reach a convenient trade-off between the V BIAS fluctuation tolerance, the area and power budgets.
Digitization and Interfacing
As far as the digitization of the sensor is concerned, the fundamental principle that is employed is based upon the ideas presented in [6] , where it was proposed to perform a logarithmic time-to-digital conversion by means of a logarithmic counter. The logarithmic counter is composed of two counters, a tree of frequency dividers and an LUT. One counter stores the integer part of the logarithmic count, and the other one stores the fractional part in the linear domain. The frequency divider controls the increment rate of the first counter, and the LUT transforms the content of the second counter into the logarithmic domain. In the case of this work, it was necessary to adapt the design to the peculiarities of having two different measures over different interval ranges.
Each of the two measures presents different characteristics in terms of the range of pulse durations (considering all kinds of PVT variations) and maximum error with respect to an ideal linear behavior. The most restrictive count, which is the shortest (V G = V BIAS ), sets the sizing requirements of the internal counters of the logarithmic counter. The effect on the other measurement is an oversized resolution that is beyond the actual precision of the measure. In any case, the outgoing frequency of the divider is configurable; therefore, each counting process can have a different base frequency. Figure 5 shows the sensor along with the interfacing blocks. When a start signal is received, the count, related to the first measurement with V G = V BIAS , starts. When it finishes, the result is stored in the first register, and the second count, with V G = GN D begins. When the second count is over, the result is stored in the second register, and the act signal is activated, meaning that the subtractor yields a valid output. A small controller is in charge of the external protocol and produces the required control signals for each block. Considering the whole system, the fact that two measurements are subtracted implies that the errors carried along with each measure-due to the inaccuracies of the model or quantization noise-potentially accumulate in the subtraction. In order to equalize the actual precision of the sensor with its resolution, or the number of bits it yields, the LUT of the logarithmic counter must be sized in accordance with the accumulated error.
Characterization
The sensor has been designed and laid out using a 9-metal 65 nm CMOS technology from TSMC™ powered at 1 V. The experimental work, simulations and layouts have been carried out in the Cadence™ environment. All data come from post-place-and-route simulations. Figure 6 shows the layout of the complete sensor comprising the sensing and the digitization part. Capacitors C and C BIAS (120 fF and 200 fF, respectively) entail the most restrictive individual elements of the sensor in terms of area due to both the actual area physical requirements to construct the capacitance and the separation constraints imposed by the technology. They are implemented using MIMcapacitors between metal-8 and metal-9 layers. This type of capacitor allows the introduction of logic underneath it, permitting the overlap of the sensing and digitization parts. As shown in Table 1 , the sensing part takes 7.38 µm × 59.6 µm, 439.8 µm 2 and 28.1% of the total, the digitization part takes 22.8 µm × 59.6 µm, 1,358.9 µm 2 and 86.6% of the total. The complete sensor takes 26.3 µm × 59.6 µm, 1,567.5 µm 2 . The voltage reference was designed to provide a voltage of 0.125 V. 
Sensitivity and Resolution under Nominal Conditions
As expressed by Equation (5), the sensor presents a transfer function that is directly proportional to the inverse of the temperature. For a limited range of temperatures, this function can be approximated by a linear response, albeit a certain degree of curvature will always be present. Furthermore, second and greater order effects not taken into account by our model would introduce a certain distortion. These limitations will be responsible for the inaccuracy of the sensor under nominal conditions. In order to provide a better approximation for the linear response and considering the field of application for the monitor-on-chip thermal management-we restrict the range of temperatures to 40-110
• C.
As far as the power-supply sensitivity of the sensor is concerned, it is very difficult to establish a closed form expression of the degradation caused by fast transient V DD droops, the most probable type of power noise. However, it is possible to analyze the pessimistic case when throughout the measurement, V DD remains at a constant value. From Equation (5), the predicted temperature, T p , as a function of the output code, O code , is given by
considering that V BIAS = V DD /8, the sensitivity of the sensor to V DD is given by
which varies with the output code along the temperature range. For the implementation presented in this work and for the range of temperatures, the sensor displays a sensitivity on V DD of 0.21-0.26 
Power and Energy under Nominal Conditions
Regarding the power consumption and the energy per reading, they depend on the temperature, as the length of the pulses varies and, thus, the logarithmic counter is active for different times. The power consumed by the sensing part is negligible when compared to the digitization part; one might think that the voltage divider-formed by a chain of PMOS devices connecting V DD and GND-could represent a significant contribution to the power of the whole system; however, this divider is only active during the duration of the second measure and, in any case, is very small compared to the digitization circuitry. Figure 8 displays the dependence of the power consumption at five samples per second and the energy per sample on the temperature. The power has a variation from 3.16 to 0.239 nW (40-110
• C), and the energy ranges from 633 to 47.7 pJ for the same temperature range.
Effects of the Process Variability
Fluctuations in V BIAS along with process dependencies of the second order and beyond effects not taken into account by the analytical model will impact the accuracy of the sensor. In order to estimate the effects of fabrication uncertainties on our sensor, we have performed 100 Monte Carlo simulations considering process variations and mismatches. The vendor provides a description of the probability distribution for each parameter of the transistor model. The electronic design automation (EDA) tool produces a cloud of values for each parameter accordingly to their probability distributions, so that a set of 100 test circuits-representing different technology corners-are produced. For each integer temperature in the interval, a transient simulation is performed for each test circuit, so that, as a whole, 7000 simulations are performed. The resulting data will ideally display the same probability characteristics as a set of fabricated circuits. Figure 9a -c shows the results of the sensor characterization considering process variability. Figures 9a,b are the equivalent to Figures 7c-d , considering the probability distributions after calibration. Figure 9c displays the distribution of errors for the 7000 samples, which presents a 3σ value of 1.18
Comparison with Previous Works
In order to establish a comparison of the presented sensor to those in the state-of-the-art, we have accessed the excellent on-line temperature sensor survey provided by K.A.A. Makinwa [11] , who unselfishly keeps an up-to-date Excel file, including data published over the last 25 years. Among the numerous works that compose the survey, we have selected those sensors that are most suitable to DTM purposes, due to their reduced area and energy consumption, along with an acceptable accuracy. Ref [1, 3, 7] are sensors that achieved extremely reduced areas for different technology generations; the sensors in [2, 12] , resistor-and MOS-based, respectively, achieve very low energy per conversion in the 180 nm node; Ref [13] supposes a very good compromise between area and energy for a 65 nm technology.
As shown in Table 2 , the present work is very competitive in terms of area, energy consumption and accuracy. The smallness and low power consumption of the sensor are very interesting features for DTM purposes. First, the sensor is highly insensitive to spatial thermal gradients, because of the reduced area of the sensing part. Second, the low power dissipation makes the system very robust against self-heating issues. 
Conclusions
In this paper, we have presented a temperature sensor in the 65 nm technology node hardened against process variations, based on the technique presented in [8] . Departing from a charged floating node, the sensor measures the discharge time, first, through a transistor with V G = GN D and, second, through a transistor with 0 < V G < V T . The ratio between these two measures in the logarithmic domain has proven to have a convenient dependency on the temperature, while displaying an important robustness against process variations. Several implementation issues have been addressed, including the utilization of a charge pump to charge the floating node.
The sensor occupies an area of 0.0016 mm 2 . The energy per conversion is 48-640 pJ, and the 3σ inaccuracy is 1.17
• C. These characteristics fall within the acceptable range for DTM policies and are very attractive compared to previous works. Furthermore, the sensing part of our proposal is so small and easy to implement, that it could possibly be included in any standard-cell library, leaving the interface up to the designer's necessities.
